hero123457/uhd
1
0
Fork 0
mirror of https://github.com/EttusResearch/uhd.git synced 2026-10-25 17:36:10 +00:00
Code Issues Projects Releases Wiki Activity
edac52a8d9
uhd/fpga/usrp3/tools/utils
History
Wade Fife ddb7e6866b fpga: tools: Make each BUILD_SEED random 
Use --seed only to initialize a local deterministic random number
generator. Generate a new signed 32-bit BUILD_SEED for each FPGA build
attempt instead of passing --seed directly to the first build. This
avoids accidentally using sequential pipeline attempt numbers as
BUILD_SEED values.

Using the same --seed produces the same BUILD_SEED sequence, preserving
reproducibility.
2026-09-16 09:53:50 -05:00
..
rfnoc-system-sim fpga: Replace references to python -> python3 2023-12-05 15:43:08 -06:00
gen_xdc_from_rinf.py fpga: Remove Python2 support from build system 2021-01-04 13:28:36 -06:00
generate_target_matrix.py fpga: tools: add target matrix generator script 2026-09-15 23:55:20 +01:00
image_package_mapping.py ci: Update fpga packaging configs 2026-08-27 08:41:16 +01:00
modelsim.excludes fpga: tools: Add modelsim.excludes 2021-06-17 08:16:59 -05:00
package_images.py fpga: Replace references to python -> python3 2023-12-05 15:43:08 -06:00
README.md Merge FPGA repository back into UHD repository 2020-01-28 09:35:36 -08:00
repeat_fpga_build.py fpga: tools: Make each BUILD_SEED random 2026-09-16 09:53:50 -05:00
requirements.txt fpga: tools: Add JUnit XML support to run_testbenches 2024-12-11 09:08:11 +01:00
run_testbenches.py fpga: tools: capture xsim fatal error in testbench execution 2026-08-19 10:38:38 -05:00
testbenches.excludes fpga: tools: exclude xsim kernel panic testbenches 2026-08-19 10:38:38 -05:00
update_image_cores.sh fpga: utils: Use default image core name 2024-03-15 00:32:53 -05:00

README.md

Packaging FPGA (and other) images

Run package_images.py from the directory where the images are stored.