hero123457/uhd
1
0
Fork 0
mirror of https://github.com/EttusResearch/uhd.git synced 2026-10-25 17:36:10 +00:00
Code Issues Projects Releases Wiki Activity
3ed25c39c7
uhd/fpga
History
Max Becker e6470cf8ce fpga: x4xx: Extend GPIO SPI support 
Extend GPIO SPI transactions up to 64 bits and update the X4xx FPGA
register map and RTL to support the new access width.
Migrate the GPIO SPI register definitions to SystemVerilog.

Add testbench for X4xx GPIO SPI module covering both exisiting
32bit functionality and added 64bit functionality.
Separate TB Makefiles for X4xx and X410 implementation variant.

Bump the FPGA compatibility number so host and MPM software can reject
images that do not provide the required GPIO SPI register interface.
2026-09-29 13:12:32 +02:00
..
.ci fpga: ci: add b310 option to FPGA pipeline 2026-09-18 16:16:53 +01:00
usrp1 Merge FPGA repository back into UHD repository 2020-01-28 09:35:36 -08:00
usrp2 fpga: Fix check_timing.py break indent 2026-09-02 09:40:20 +02:00
usrp3 fpga: x4xx: Extend GPIO SPI support 2026-09-29 13:12:32 +02:00
.clang-format fpga: Clear clang-format settings for FPGA code 2023-08-17 10:51:55 -05:00
.gitignore fpga: Add more spurious files to gitignore 2023-12-13 17:28:09 -06:00
CODING.md fpga: Update recommended HDL header guideline 2021-06-10 11:56:58 -05:00
CONTRIBUTING.md Merge FPGA repository back into UHD repository 2020-01-28 09:35:36 -08:00
README.md docs: Fix FPGA readme (Doxygen link) 2026-05-11 15:26:30 +02:00

README.md

Ettus Research USRP FPGA HDL Source

Welcome to the USRP FPGA HDL source code tree! This repository contains free & open-source FPGA HDL for the Universal Software Radio Peripheral (USRP™) SDR platform, created and sold by Ettus Research. A large percentage of the source code is written in Verilog.

Product Generations

This repository contains the FPGA source for the following generations of USRP devices.

Generation 1

  • Directory: usrp1
  • Devices: USRP Classic Only
  • Tools: Quartus from Altera
  • Build Instructions

Generation 2

Generation 3

  • Directory: usrp3
  • Devices: USRP B2X0, USRP X Series, USRP E3X0, USRP N3xx
  • Tools: Vivado from Xilinx, ISE from Xilinx, GNU make
  • Build Instructions
  • Simulation

Pre-built FPGA Images

Pre-built FPGA and Firmware images are not hosted here. Please visit the FPGA and Firmware manual page for instructions on downloading and using pre-built images. In most cases, running the following command will do the right thing.

$ uhd_images_downloader

Building This Manual

This FPGA manual is now fully integrated into the UHD manual and is built as part of the UHD build process.