hero123457/uhd
1
0
Fork 0
mirror of https://github.com/EttusResearch/uhd.git synced 2026-10-25 17:36:10 +00:00
Code Issues Projects Releases Wiki Activity

fpga: b310: remove vhook comments

Browse Source
This commit is contained in:
Javier Valenzuela 2026-08-13 13:51:36 -05:00 committed by Wade Fife
parent a9aed26306
commit 8676b3e257
4 changed files with 25 additions and 542 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

165
fpga/usrp3/top/b300/b310.sv
View File

@ -34,7 +34,6 @@ module b310
input wire PCIE_RESET_N, input wire PCIE_RESET_N,
// PCIe lanes // PCIe lanes
//vhook_nodgv Pcie[RT]x_[pn]
input wire [3:0] PCIE_RX_P, input wire [3:0] PCIE_RX_P,
input wire [3:0] PCIE_RX_N, input wire [3:0] PCIE_RX_N,
output wire [3:0] PCIE_TX_P, output wire [3:0] PCIE_TX_P,
@ -198,25 +197,18 @@ module b310
); );
logic pcie_arst;
//vhook_sigstart
logic bus_arst;
logic dma_clk;
logic lmk_lock_status;
logic lmk_reset;
logic lmk_source_select;
logic radio_clk;
logic radio_clk_2x;
logic radio_clk_gen_rst;
logic ref_clk_source;
logic tcxo_en;
//vhook_sigend
//--------------------------------------------------------------------------- //---------------------------------------------------------------------------
// Clocking and resets // Clocking and resets
//--------------------------------------------------------------------------- //---------------------------------------------------------------------------
// Reset to PCIe IP
logic pcie_arst;
// Reset from PCIe IP to rest of the system
logic bus_arst;
// Clock for DMA operations
logic dma_clk;
localparam int BUS_CLK_RATE = 150_000_000; localparam int BUS_CLK_RATE = 150_000_000;
// Generate internal clocks from available free-running oscillator. // Generate internal clocks from available free-running oscillator.
@ -237,13 +229,6 @@ module b310
logic clk_40mhz; logic clk_40mhz;
logic ce_clk; logic ce_clk;
//vhook_e bus_clk_gen bus_clk_gen_i
//vhook_a clk_in1 bus_clk_in
//vhook_a clk_out1 bus_clk
//vhook_a clk_out2 clk_40mhz
//vhook_a clk_out3 ce_clk
//vhook_a reset 1'b0
//vhook_a locked {}
bus_clk_gen bus_clk_gen_i ( bus_clk_gen bus_clk_gen_i (
.clk_out1(bus_clk), //output wire .clk_out1(bus_clk), //output wire
.clk_out2(clk_40mhz), //output wire .clk_out2(clk_40mhz), //output wire
@ -253,18 +238,12 @@ module b310
.clk_in1 (bus_clk_in) //input wire .clk_in1 (bus_clk_in) //input wire
); );
logic radio_clk;
logic radio_clk_2x;
logic radio_clk_gen_locked; logic radio_clk_gen_locked;
logic radio_clk_shifted; logic radio_clk_shifted;
logic radio_clk_gen_rst;
//vhook_e radio_clk_gen radio_clk_gen_i
//vhook_a clk_in1_p DEVCLK_P
//vhook_a clk_in1_n DEVCLK_N
//vhook_a clk_out1 radio_clk
//vhook_a clk_out2 radio_clk_2x
//vhook_a clk_out3 {}
//vhook_a clk_out4 radio_clk_shifted
//vhook_a reset radio_clk_gen_rst
//vhook_a locked radio_clk_gen_locked
radio_clk_gen radio_clk_gen_i ( radio_clk_gen radio_clk_gen_i (
.clk_out1 (radio_clk), //output wire .clk_out1 (radio_clk), //output wire
.clk_out2 (radio_clk_2x), //output wire .clk_out2 (radio_clk_2x), //output wire
@ -279,15 +258,7 @@ module b310
wire bclk_radio_clk_gen_locked; wire bclk_radio_clk_gen_locked;
//vhook_e synchronizer synchronizer_radio_clk_locked
//vhook_a WIDTH 1
//vhook_a STAGES 2
//vhook_a INITIAL_VAL 0
//vhook_a FALSE_PATH_TO_IN 1
//vhook_a clk bus_clk
//vhook_a rst 1'b0
//vhook_a in radio_clk_gen_locked
//vhook_a out bclk_radio_clk_gen_locked
synchronizer #( synchronizer #(
.WIDTH (1), //integer:=1 .WIDTH (1), //integer:=1
.STAGES (2), //integer:=2 .STAGES (2), //integer:=2
@ -304,30 +275,18 @@ module b310
logic radio_rst; logic radio_rst;
logic clk40_rst; logic clk40_rst;
//vhook_e reset_sync bus_rst_sync
//vhook_a clk bus_clk
//vhook_a reset_in bus_arst
//vhook_a reset_out bus_rst
reset_sync bus_rst_sync ( reset_sync bus_rst_sync (
.clk (bus_clk), //input wire .clk (bus_clk), //input wire
.reset_in (bus_arst), //input wire .reset_in (bus_arst), //input wire
.reset_out(bus_rst) //output reg .reset_out(bus_rst) //output reg
); );
//vhook_e reset_sync radio_rst_sync
//vhook_a clk radio_clk
//vhook_a reset_in bus_arst
//vhook_a reset_out radio_rst
reset_sync radio_rst_sync ( reset_sync radio_rst_sync (
.clk (radio_clk), //input wire .clk (radio_clk), //input wire
.reset_in (bus_arst), //input wire .reset_in (bus_arst), //input wire
.reset_out(radio_rst) //output reg .reset_out(radio_rst) //output reg
); );
//vhook_e reset_sync clk40_rst_sync
//vhook_a clk clk_40mhz
//vhook_a reset_in bus_arst
//vhook_a reset_out clk40_rst
reset_sync clk40_rst_sync ( reset_sync clk40_rst_sync (
.clk (clk_40mhz), //input wire .clk (clk_40mhz), //input wire
.reset_in (bus_arst), //input wire .reset_in (bus_arst), //input wire
@ -381,22 +340,6 @@ module b310
.T (auth_sda_out) //in std_ulogic .T (auth_sda_out) //in std_ulogic
); );
//vhook_e b310_g2x4_host_interface b310_host_interface_i
//vhook_a pcie_rx_p PCIE_RX_P
//vhook_a pcie_rx_n PCIE_RX_N
//vhook_a pcie_tx_p PCIE_TX_P
//vhook_a pcie_tx_n PCIE_TX_N
//vhook_a pcie_ref_clk_p PCIE_REF_CLK_P
//vhook_a pcie_ref_clk_n PCIE_REF_CLK_N
//vhook_a core_ctrlport_req_time host_ctrlport.req.timestamp
//vhook_a {^core_ctrlport_req_rem(.*)} host_ctrlport.req.remote$1
//vhook_a {^core_ctrlport_req_(.*)} host_ctrlport.req.$1
//vhook_a {^core_ctrlport_resp_(.*)} host_ctrlport.resp.$1
//vhook_a {^pcie_usr_ctrlport_req_rem(.*)} {}
//vhook_a pcie_usr_ctrlport_req_byte_en {}
//vhook_a pcie_usr_ctrlport_req_has_time {}
//vhook_a pcie_usr_ctrlport_req_time {}
//vhook_a pcie_usr_ctrlport_req_port_id {}
b310_g2x4_host_interface b310_host_interface_i ( b310_g2x4_host_interface b310_host_interface_i (
.pcie_rx_p (PCIE_RX_P), //in std_logic_vector(3:0) .pcie_rx_p (PCIE_RX_P), //in std_logic_vector(3:0)
.pcie_rx_n (PCIE_RX_N), //in std_logic_vector(3:0) .pcie_rx_n (PCIE_RX_N), //in std_logic_vector(3:0)
@ -466,14 +409,7 @@ module b310
wire dma_tx_tready; wire dma_tx_tready;
wire [2:0] dma_tx_tuser; wire [2:0] dma_tx_tuser;
wire dma_tx_tvalid; wire dma_tx_tvalid;
//vhook_e b310_pcie_int b310_pcie_int_i
//vhook_a dma_clk dma_clk
//vhook_a bus_clk bus_clk
//vhook_a reg_clk dma_clk
//vhook_a bus_rst bus_arst
//vhook_a misc_status '0
//vhook_a debug {}
//vhook_a {^s_ctrlport_(.*)} pcie_usr_ctrlport_$1
b310_pcie_int #( b310_pcie_int #(
.DMA_STREAM_WIDTH(DMA_STREAM_WIDTH), //int:=128 .DMA_STREAM_WIDTH(DMA_STREAM_WIDTH), //int:=128
.NUM_TX_STREAMS (NUM_TX_STREAMS), //int:=5 .NUM_TX_STREAMS (NUM_TX_STREAMS), //int:=5
@ -541,7 +477,7 @@ module b310
// Eventhough the ADRV chip has two SYNCOUT pins, we only use one of them. // Eventhough the ADRV chip has two SYNCOUT pins, we only use one of them.
// This is due to each SYNC line connected to one deframer, and only // This is due to each SYNC line connected to one deframer, and only
// deframer 0 is used in the B310. // d;eframer 0 is used in the B310.
IBUFDS dac_sync0_buf( IBUFDS dac_sync0_buf(
.I(ADRV_SYNCOUT_P[0]), .I(ADRV_SYNCOUT_P[0]),
.IB(ADRV_SYNCOUT_N[0]), .IB(ADRV_SYNCOUT_N[0]),
@ -574,35 +510,6 @@ module b310
// JESD IP instance // JESD IP instance
//---------------------------------------- //----------------------------------------
//vhook_e b310_jesd204b b310_jesd204b_i
//vhook_a rclk_rst radio_rst
//vhook_a reg_clk radio_clk
//vhook_a sample_clk_1x radio_clk
//vhook_a sample_clk_2x radio_clk_2x
//vhook_a rclk_fpga_clocks_stable bclk_radio_clk_gen_locked
//vhook_a rclk_jesd_ref_clk_present {}
//vhook_a jesd_ref_clk_p JESD_CLK_P
//vhook_a jesd_ref_clk_n JESD_CLK_N
//vhook_a adc_rx_p JESD_RX_P
//vhook_a adc_rx_n JESD_RX_N
//vhook_a dac_tx_p JESD_TX_P
//vhook_a dac_tx_n JESD_TX_N
//vhook_a rclk_ctrlport_req_time m_radio_jesd_ctrlport.req.timestamp
//vhook_a {^rclk_ctrlport_req_rem(.*)} m_radio_jesd_ctrlport.req.remote$1
//vhook_a {^rclk_ctrlport_req_(.*)} m_radio_jesd_ctrlport.req.$1
//vhook_a {^rclk_ctrlport_resp_(.*)} m_radio_jesd_ctrlport.resp.$1
//vhook_a sysref_in_p SYSREF_P
//vhook_a sysref_in_n SYSREF_N
//vhook_a capture_sysref_clk radio_clk
//vhook_a sclk_sysref_out {}
//vhook_a lmk_sync {}
//vhook_a sclk_adc_data_flatter radio_rx_data
//vhook_a sclk_adc_data_valid radio_rx_data_valid
//vhook_a sclk_dac_data_flatter radio_tx_data
//vhook_a sclk_dac_ready_for_input radio_tx_ready
//vhook_a adc_sync_out_n adc_sync_b
//vhook_a dac_sync_in_n dac_sync_b
//vhook_a *c_sync_out {}
b310_jesd204b b310_jesd204b_i ( b310_jesd204b b310_jesd204b_i (
.rclk_rst (radio_rst), //in std_logic .rclk_rst (radio_rst), //in std_logic
.reg_clk (radio_clk), //in std_logic .reg_clk (radio_clk), //in std_logic
@ -734,10 +641,17 @@ module b310
wire clocking_spi_sclk; wire clocking_spi_sclk;
wire [2:0] clocking_spi_sen_n; wire [2:0] clocking_spi_sen_n;
logic ref_clk_source;
logic tcxo_en;
logic local_ref_clk_buf; logic local_ref_clk_buf;
logic local_ref_clk; logic local_ref_clk;
logic ext_ref_clk; logic ext_ref_clk;
logic lmk_lock_status;
logic lmk_reset;
logic lmk_source_select;
logic gps_lmk_pps_in; logic gps_lmk_pps_in;
logic gps_pw_fault; logic gps_pw_fault;
@ -753,35 +667,6 @@ module b310
logic pwr_monitor_alert; logic pwr_monitor_alert;
logic [11:0] device_temp; logic [11:0] device_temp;
//vhook_e b310_core b310_core_i
//vhook_a PCIE_W DMA_STREAM_WIDTH
//vhook_a clk_40mhz clk_40mhz
//vhook_a s_core_ctrlport host_ctrlport.slave
//vhook_a m_radio_jesd_ctrlport m_radio_jesd_ctrlport.master
//vhook_a mb_i2c_scl MISC_I2C_SCL
//vhook_a mb_i2c_sda MISC_I2C_SDA
//vhook_a tb_i2c_scl TBOLT_SCL
//vhook_a tb_i2c_sda TBOLT_SDA
//vhook_a pps_in EXT_PPS_IN
//vhook_a pps_out PPS_OUT
//vhook_a uart_rx GPS_UART_TOFPGA
//vhook_a uart_tx GPS_UART_TOGPS
//vhook_a gps_reset_n GPS_RESET_N
//vhook_a gps_ant_pwr_en ANT_PWR_EN
//vhook_a jtag_cpld_tck JTAG_CPLD_TCK
//vhook_a jtag_cpld_tms JTAG_CPLD_TMS
//vhook_a jtag_cpld_tdi JTAG_CPLD_TDI
//vhook_a jtag_cpld_tdo JTAG_CPLD_TDO
//vhook_a lmk_sync_reva LMK_SYNC_REVA
//vhook_a lmk_sync LMK_SYNC
//vhook_a lmk05318_pd_n NSYNC_PDN
//vhook_a gps_lmk_status NSYNC_STATUS
//vhook_a gps_lmk_gpio NSYNC_GPIO0
//vhook_a gps_pps_out GPS_PPS_OUT
//vhook_a tbolt_pd_ctrl_reset TBOLT_PD_CTRL_RESET
//vhook_a pwr_1v2_pg PG_1V2
//vhook_a pwr_typec_negotiated TYPEC_PWR_NEGOTIATED
//vhook_a pwr_25w_src GT_25W_PWR_SRC
b310_core #( b310_core #(
.PCIE_W (DMA_STREAM_WIDTH), //integer:=128 .PCIE_W (DMA_STREAM_WIDTH), //integer:=128
.RADIO_NIPC (RADIO_NIPC), //integer:=1 .RADIO_NIPC (RADIO_NIPC), //integer:=1
@ -1072,13 +957,6 @@ module b310
// Front Panel GPIO // Front Panel GPIO
//----------------------------------------- //-----------------------------------------
//vhook_e gpio_atr_io fp_gpio_io
//vhook_a WIDTH 10
//vhook_a clk radio_clk
//vhook_a gpio_ddr fp_gpio_dir
//vhook_a gpio_in fp_gpio_in
//vhook_a gpio_out fp_gpio_out
//vhook_a gpio_pins FP_GPIO
gpio_atr_io #( gpio_atr_io #(
.WIDTH(10) //integer:=32 .WIDTH(10) //integer:=32
) fp_gpio_io ( ) fp_gpio_io (
@ -1223,9 +1101,6 @@ module b310
// Temperature monitor module // Temperature monitor module
localparam int SHUTDOWN_TEMP_C = 100; // OT shutdown temperature (degrees C) localparam int SHUTDOWN_TEMP_C = 100; // OT shutdown temperature (degrees C)
//vhook_e b310_xadc_wrapper xadc_wrapper_i
//vhook_a clk bus_clk
//vhook_a rst bus_rst
b310_xadc_wrapper #( b310_xadc_wrapper #(
.SHUTDOWN_TEMP_C(SHUTDOWN_TEMP_C) //int:=125 .SHUTDOWN_TEMP_C(SHUTDOWN_TEMP_C) //int:=125
) xadc_wrapper_i ( ) xadc_wrapper_i (

239
fpga/usrp3/top/b300/core/b310_core.sv
View File

@ -209,9 +209,6 @@ module b310_core # (
`include "../regmap/core_regs_regmap_utils.vh" `include "../regmap/core_regs_regmap_utils.vh"
`include "../regmap/radio_control_regmap_utils.vh" `include "../regmap/radio_control_regmap_utils.vh"
//vhook_sigstart
//vhook_sigend
// Include the RFNoC image core header file // Include the RFNoC image core header file
`ifdef RFNOC_IMAGE_CORE_HDR `ifdef RFNOC_IMAGE_CORE_HDR
`include `"`RFNOC_IMAGE_CORE_HDR`" `include `"`RFNOC_IMAGE_CORE_HDR`"
@ -238,10 +235,6 @@ module b310_core # (
ctrlport_if m_core_ctrlport_array [NUM_CORE_BLOCKS] (.clk(bus_clk), .rst(bus_rst)); ctrlport_if m_core_ctrlport_array [NUM_CORE_BLOCKS] (.clk(bus_clk), .rst(bus_rst));
//vhook_e ctrlport_if_splitter
//vhook_a NUM_SLAVES NUM_CORE_BLOCKS
//vhook_a s_ctrlport s_core_ctrlport
//vhook_a m_ctrlport m_core_ctrlport_array
ctrlport_if_splitter #( ctrlport_if_splitter #(
.NUM_SLAVES(NUM_CORE_BLOCKS) //int:=2 .NUM_SLAVES(NUM_CORE_BLOCKS) //int:=2
) ctrlport_if_splitterx ( ) ctrlport_if_splitterx (
@ -249,10 +242,6 @@ module b310_core # (
.m_ctrlport(m_core_ctrlport_array) // ctrlport_if.master[(NUM_SLAVES-1):0] .m_ctrlport(m_core_ctrlport_array) // ctrlport_if.master[(NUM_SLAVES-1):0]
); );
//vhook_e basic_regs
//vhook_a BASE_ADDRESS BASIC_REGS_WINDOW
//vhook_a SIZE_ADDRESS BASIC_REGS_WINDOW_SIZE
//vhook_a s_ctrlport m_core_ctrlport_array[0]
basic_regs #( basic_regs #(
.BASE_ADDRESS(BASIC_REGS_WINDOW), //wire[19:0]:=0 .BASE_ADDRESS(BASIC_REGS_WINDOW), //wire[19:0]:=0
.SIZE_ADDRESS(BASIC_REGS_WINDOW_SIZE) //wire[19:0]:=0 .SIZE_ADDRESS(BASIC_REGS_WINDOW_SIZE) //wire[19:0]:=0
@ -271,15 +260,6 @@ module b310_core # (
// dev_dna shouldn't change, but we use a synchronizer // dev_dna shouldn't change, but we use a synchronizer
// anyway to avoid timing issues. // anyway to avoid timing issues.
//vhook_e synchronizer sync_dev_dna
//vhook_a WIDTH 64
//vhook_a STAGES 2
//vhook_a INITIAL_VAL 0
//vhook_a FALSE_PATH_TO_IN 1
//vhook_a clk bus_clk
//vhook_a rst 1'b0
//vhook_a in dev_dna
//vhook_a out bclk_device_dna
synchronizer #( synchronizer #(
.WIDTH (64), //integer:=1 .WIDTH (64), //integer:=1
.STAGES (2), //integer:=2 .STAGES (2), //integer:=2
@ -296,16 +276,6 @@ module b310_core # (
logic bclk_radio_time_valid; logic bclk_radio_time_valid;
logic [63:0] bclk_radio_time_hs; logic [63:0] bclk_radio_time_hs;
//vhook_e handshake_latch radio_time_hs
//vhook_a WIDTH 64
//vhook_a clk_a radio_clk
//vhook_a rst_a radio_rst
//vhook_a data_a radio_time
//vhook_a valid_a 1'b1
//vhook_a busy_a {}
//vhook_a clk_b bus_clk
//vhook_a data_b bclk_radio_timestamp
//vhook_a valid_b {}
handshake_latch #( handshake_latch #(
.WIDTH(64) //int:=32 .WIDTH(64) //int:=32
) radio_time_hs ( ) radio_time_hs (
@ -335,15 +305,6 @@ module b310_core # (
logic lmk_clkin0_sync_sel; logic lmk_clkin0_sync_sel;
logic tbolt_pd_ctrl_rst_strobe; logic tbolt_pd_ctrl_rst_strobe;
//vhook_e core_regs
//vhook_a BASE_ADDRESS CORE_REGS_WINDOW
//vhook_a SIZE_ADDRESS CORE_REGS_WINDOW_SIZE
//vhook_a CHDR_WIDTH CHDR_W
//vhook_a s_ctrlport m_core_ctrlport_array[1]
//vhook_a dev_dna bclk_device_dna
//vhook_a radio_time bclk_radio_timestamp
//vhook_a gps_lmk_pps_monitor gps_lmk_pps_count
//vhook_a tbolt_pd_ctrl_pulse_rst tbolt_pd_ctrl_rst_strobe
core_regs #( core_regs #(
.BASE_ADDRESS (CORE_REGS_WINDOW), //logic[19:0]:=0 .BASE_ADDRESS (CORE_REGS_WINDOW), //logic[19:0]:=0
.SIZE_ADDRESS (CORE_REGS_WINDOW_SIZE), //logic[19:0]:=0 .SIZE_ADDRESS (CORE_REGS_WINDOW_SIZE), //logic[19:0]:=0
@ -392,14 +353,6 @@ module b310_core # (
logic mb_i2c_scl_pad_i, mb_i2c_scl_pad_o, mb_i2c_scl_en_n; logic mb_i2c_scl_pad_i, mb_i2c_scl_pad_o, mb_i2c_scl_en_n;
logic mb_i2c_sda_pad_i, mb_i2c_sda_pad_o, mb_i2c_sda_en_n; logic mb_i2c_sda_pad_i, mb_i2c_sda_pad_o, mb_i2c_sda_en_n;
//vhook_e ctrlport_to_wb_i2c mb_i2c_ctrl
//vhook_a ctrlport_clk bus_clk
//vhook_a ctrlport_rst bus_rst
//vhook_a BASE_ADDRESS MBOARD_I2C_WINDOW
//vhook_a REG_STRIDE_SIZE 4
//vhook_a {^s_ctrlport_(req|resp)_(.*)} m_core_ctrlport_array[2].$1.$2
//vhook_a {^s(.*)_pad_en_o} mb_i2c_s$1_en_n
//vhook_a {^s(.*)_pad_(.*)} mb_i2c_s$1_pad_$2
ctrlport_to_wb_i2c #( ctrlport_to_wb_i2c #(
.BASE_ADDRESS (MBOARD_I2C_WINDOW), //integer:=0 .BASE_ADDRESS (MBOARD_I2C_WINDOW), //integer:=0
.REG_STRIDE_SIZE(4) //integer:=1 .REG_STRIDE_SIZE(4) //integer:=1
@ -432,14 +385,6 @@ module b310_core # (
logic tb_i2c_scl_pad_i, tb_i2c_scl_pad_o, tb_i2c_scl_en_n; logic tb_i2c_scl_pad_i, tb_i2c_scl_pad_o, tb_i2c_scl_en_n;
logic tb_i2c_sda_pad_i, tb_i2c_sda_pad_o, tb_i2c_sda_en_n; logic tb_i2c_sda_pad_i, tb_i2c_sda_pad_o, tb_i2c_sda_en_n;
//vhook_e ctrlport_to_wb_i2c tb_i2c_ctrl
//vhook_a ctrlport_clk bus_clk
//vhook_a ctrlport_rst bus_rst
//vhook_a BASE_ADDRESS THUNDERBOLT_I2C_WINDOW
//vhook_a REG_STRIDE_SIZE 4
//vhook_a {^s_ctrlport_(req|resp)_(.*)} m_core_ctrlport_array[3].$1.$2
//vhook_a {^s(.*)_pad_en_o} tb_i2c_s$1_en_n
//vhook_a {^s(.*)_pad_(.*)} tb_i2c_s$1_pad_$2
ctrlport_to_wb_i2c #( ctrlport_to_wb_i2c #(
.BASE_ADDRESS (THUNDERBOLT_I2C_WINDOW), //integer:=0 .BASE_ADDRESS (THUNDERBOLT_I2C_WINDOW), //integer:=0
.REG_STRIDE_SIZE(4) //integer:=1 .REG_STRIDE_SIZE(4) //integer:=1
@ -469,19 +414,6 @@ module b310_core # (
//Clocking SPI //Clocking SPI
//vhook_e ctrlport_to_simple_spi clocking_spi_engine
//vhook_a ctrlport_clk bus_clk
//vhook_a ctrlport_rst bus_rst
//vhook_a BASE_ADDRESS CLOCKING_SPI_WINDOW
//vhook_a SEN_WIDTH CLOCKING_SPI_SLAVES_SIZE
//vhook_a CLK_IDLE '0
//vhook_a SEN_IDLE '1
//vhook_a {^s_ctrlport_(req|resp)_(.*)} m_core_ctrlport_array[4].$1.$2
//vhook_a mosi clocking_spi_mosi
//vhook_a sclk clocking_spi_sclk
//vhook_a sen clocking_spi_sen_n
//vhook_a miso clocking_spi_miso
//vhook_a debug {}
ctrlport_to_simple_spi #( ctrlport_to_simple_spi #(
.BASE_ADDRESS(CLOCKING_SPI_WINDOW), //int:=0 .BASE_ADDRESS(CLOCKING_SPI_WINDOW), //int:=0
.SEN_WIDTH (CLOCKING_SPI_SLAVES_SIZE), //int:=8 .SEN_WIDTH (CLOCKING_SPI_SLAVES_SIZE), //int:=8
@ -507,8 +439,6 @@ module b310_core # (
// Select either local refclk if using a single B310 or // Select either local refclk if using a single B310 or
// external refclock if using multi device sync or a custom external reference. // external refclock if using multi device sync or a custom external reference.
// TODO: Think about needing to reset logic when switching this over? // TODO: Think about needing to reset logic when switching this over?
// vhook_warn think about needing to reset logic when switching this over?
logic [31:0] int_pps_div_delayed = 32'd122_880_000; logic [31:0] int_pps_div_delayed = 32'd122_880_000;
logic pps_reset = '1; logic pps_reset = '1;
@ -530,15 +460,6 @@ module b310_core # (
// Synchronize pps_reset to local_ref_clk domain // Synchronize pps_reset to local_ref_clk domain
//vhook_e pulse_synchronizer pps_reset_sync
//vhook_a MODE "PULSE"
//vhook_a STAGES 2
//vhook_a clk_a bus_clk
//vhook_a rst_a bus_rst
//vhook_a pulse_a pps_reset
//vhook_a busy_a {}
//vhook_a clk_b local_ref_clk
//vhook_a pulse_b pps_reset_refclk
pulse_synchronizer #( pulse_synchronizer #(
.MODE ("PULSE"), //string:="PULSE" .MODE ("PULSE"), //string:="PULSE"
.STAGES(2) //integer:=2 .STAGES(2) //integer:=2
@ -553,12 +474,6 @@ module b310_core # (
logic pps_reset_extended_refclk; logic pps_reset_extended_refclk;
//vhook_e pulse_stretch pp_reset_stretch
//vhook_a SCALE 8
//vhook_a clk local_ref_clk
//vhook_a rst 1'b0
//vhook_a pulse pps_reset_refclk
//vhook_a pulse_stretched pps_reset_extended_refclk
pulse_stretch #( pulse_stretch #(
.SCALE(8) //integer:=64'b0101111101011110000100000 .SCALE(8) //integer:=64'b0101111101011110000100000
) pp_reset_stretch ( ) pp_reset_stretch (
@ -572,16 +487,6 @@ module b310_core # (
logic int_pps_out; logic int_pps_out;
logic [31:0] int_pps_div_refclk; logic [31:0] int_pps_div_refclk;
//vhook_e handshake_latch pps_div_hs
//vhook_a WIDTH 32
//vhook_a clk_a bus_clk
//vhook_a rst_a bus_rst
//vhook_a data_a int_pps_div
//vhook_a valid_a 1'b1
//vhook_a busy_a {}
//vhook_a clk_b local_ref_clk
//vhook_a data_b int_pps_div_refclk
//vhook_a valid_b {}
handshake_latch #( handshake_latch #(
.WIDTH(32) //int:=32 .WIDTH(32) //int:=32
) pps_div_hs ( ) pps_div_hs (
@ -617,15 +522,6 @@ module b310_core # (
logic int_pps_rclk, ext_pps_rclk, pps_rclk; logic int_pps_rclk, ext_pps_rclk, pps_rclk;
//vhook_e synchronizer int_pps_sync
//vhook_a WIDTH 1
//vhook_a STAGES 2
//vhook_a INITIAL_VAL '0
//vhook_a FALSE_PATH_TO_IN 1
//vhook_a clk radio_clk
//vhook_a rst radio_rst
//vhook_a in int_pps_out
//vhook_a out int_pps_rclk
synchronizer #( synchronizer #(
.WIDTH (1), //integer:=1 .WIDTH (1), //integer:=1
.STAGES (2), //integer:=2 .STAGES (2), //integer:=2
@ -646,15 +542,7 @@ module b310_core # (
// The entire path is synchronous for case of 4 b310s synced to each other // The entire path is synchronous for case of 4 b310s synced to each other
// via exported ref_clk and pps. // via exported ref_clk and pps.
logic pps_in_ext_ref_clk; logic pps_in_ext_ref_clk;
//vhook_e synchronizer pps_in_sync_ref_clk_i
//vhook_a WIDTH 1
//vhook_a STAGES 2
//vhook_a INITIAL_VAL '0
//vhook_a FALSE_PATH_TO_IN 0
//vhook_a clk ext_ref_clk
//vhook_a rst '0
//vhook_a in pps_in
//vhook_a out pps_in_ext_ref_clk
synchronizer #( synchronizer #(
.WIDTH (1), //integer:=1 .WIDTH (1), //integer:=1
.STAGES (2), //integer:=2 .STAGES (2), //integer:=2
@ -668,10 +556,7 @@ module b310_core # (
); );
logic ext_ref_clk_rst; logic ext_ref_clk_rst;
//vhook_e reset_sync ext_ref_clk_sync
//vhook_a clk ext_ref_clk
//vhook_a reset_in bus_rst
//vhook_a reset_out ext_ref_clk_rst
reset_sync ext_ref_clk_sync ( reset_sync ext_ref_clk_sync (
.clk (ext_ref_clk), //input wire .clk (ext_ref_clk), //input wire
.reset_in (bus_rst), //input wire .reset_in (bus_rst), //input wire
@ -679,12 +564,7 @@ module b310_core # (
); );
logic pps_in_rclk; logic pps_in_rclk;
//vhook_e b3xx_pps_sync b3xx_pps_sync_i
//vhook_a base_ref_clk ext_ref_clk
//vhook_a ctrl_clk bus_clk
//vhook_a brc_rst ext_ref_clk_rst
//vhook_a pps_in_brc pps_in_ext_ref_clk
//vhook_a debug {}
b3xx_pps_sync b3xx_pps_sync_i ( b3xx_pps_sync b3xx_pps_sync_i (
.base_ref_clk (ext_ref_clk), //input wire .base_ref_clk (ext_ref_clk), //input wire
.radio_clk_shifted (radio_clk_shifted), //input wire .radio_clk_shifted (radio_clk_shifted), //input wire
@ -705,15 +585,7 @@ module b310_core # (
); );
logic use_external_pps_rclk; logic use_external_pps_rclk;
//vhook_e synchronizer use_external_pps_sync
//vhook_a WIDTH 1
//vhook_a STAGES 2
//vhook_a INITIAL_VAL '0
//vhook_a FALSE_PATH_TO_IN 0
//vhook_a clk radio_clk
//vhook_a rst radio_rst
//vhook_a in use_external_pps
//vhook_a out use_external_pps_rclk
synchronizer #( synchronizer #(
.WIDTH (1), //integer:=1 .WIDTH (1), //integer:=1
.STAGES (2), //integer:=2 .STAGES (2), //integer:=2
@ -737,12 +609,7 @@ module b310_core # (
assign gpsdo_pps_in = gps_bypass_lmk ? gps_pps_out : gps_lmk_pps_in; assign gpsdo_pps_in = gps_bypass_lmk ? gps_pps_out : gps_lmk_pps_in;
logic gpsdo_pps_in_rclk; logic gpsdo_pps_in_rclk;
//vhook_e pps_synchronizer gps_lmk_pps_rclk_sync
//vhook_a ref_clk radio_clk
//vhook_a timebase_clk radio_clk
//vhook_a pps_in gpsdo_pps_in
//vhook_a pps_out gpsdo_pps_in_rclk
//vhook_a pps_count {}
pps_synchronizer gps_lmk_pps_rclk_sync ( pps_synchronizer gps_lmk_pps_rclk_sync (
.ref_clk (radio_clk), //input wire .ref_clk (radio_clk), //input wire
.timebase_clk(radio_clk), //input wire .timebase_clk(radio_clk), //input wire
@ -751,14 +618,6 @@ module b310_core # (
.pps_count () //output reg .pps_count () //output reg
); );
// GPS PPS Monitor - Used only for register-based monitoring
// of the GPS PPS signal
//vhook_e pps_synchronizer gps_lmk_pps_bclk_sync
//vhook_a ref_clk radio_clk
//vhook_a timebase_clk bus_clk
//vhook_a pps_in gpsdo_pps_in
//vhook_a pps_out {}
//vhook_a pps_count gps_lmk_pps_count
pps_synchronizer gps_lmk_pps_bclk_sync ( pps_synchronizer gps_lmk_pps_bclk_sync (
.ref_clk (radio_clk), //input wire .ref_clk (radio_clk), //input wire
.timebase_clk(bus_clk), //input wire .timebase_clk(bus_clk), //input wire
@ -773,18 +632,6 @@ module b310_core # (
// Select internal/external PPS source // Select internal/external PPS source
assign pps_rclk = use_external_pps_rclk ? ext_pps_rclk : int_pps_rclk; assign pps_rclk = use_external_pps_rclk ? ext_pps_rclk : int_pps_rclk;
//vhook_e timekeeper timekeeper_i
//vhook_a BASE_ADDR TIMEKEEPER_WINDOW
//vhook_a TIME_INCREMENT RADIO_NIPC
//vhook_a tb_clk radio_clk
//vhook_a tb_rst radio_rst
//vhook_a s_ctrlport_clk bus_clk
//vhook_a time_increment '0
//vhook_a pps pps_rclk
//vhook_a sample_rx_stb radio_rx_data_valid
//vhook_a tb_timestamp radio_time
//vhook_a {^tb_(.*)} {}
//vhook_a {^s_ctrlport_(req|resp)_(.*)} m_core_ctrlport_array[5].$1.$2
timekeeper #( timekeeper #(
.BASE_ADDR (TIMEKEEPER_WINDOW), //integer:='b0 .BASE_ADDR (TIMEKEEPER_WINDOW), //integer:='b0
.TIME_INCREMENT(RADIO_NIPC) //integer:=1 .TIME_INCREMENT(RADIO_NIPC) //integer:=1
@ -878,12 +725,6 @@ module b310_core # (
// Stretch the Thunderbolt PD Controller reset pulse // Stretch the Thunderbolt PD Controller reset pulse
localparam int RST_TICK_LENGTH = 500_000; // ~3ms at 150 MHz localparam int RST_TICK_LENGTH = 500_000; // ~3ms at 150 MHz
//vhook_e pulse_stretch tbolt_pd_ctrl_pulse_rst_stretch
//vhook_a SCALE RST_TICK_LENGTH
//vhook_a clk bus_clk
//vhook_a rst bus_rst
//vhook_a pulse pulse_pd_ctrl_reset
//vhook_a pulse_stretched tbolt_pd_ctrl_reset
pulse_stretch #( pulse_stretch #(
.SCALE(RST_TICK_LENGTH) //integer:=64'b0101111101011110000100000 .SCALE(RST_TICK_LENGTH) //integer:=64'b0101111101011110000100000
) tbolt_pd_ctrl_pulse_rst_stretch ( ) tbolt_pd_ctrl_pulse_rst_stretch (
@ -912,12 +753,6 @@ module b310_core # (
wire s_chdr_tready; wire s_chdr_tready;
wire s_chdr_tvalid; wire s_chdr_tvalid;
//vhook_e nirio_chdr_adapter nirio_chdr_adapter_i
//vhook_a DATA_W CHDR_W
//vhook_a clk bus_clk
//vhook_a rst bus_rst
//vhook_a {^s_dma_t(.*)} dma_tx_t$1
//vhook_a {^m_dma_t(.*)} dma_rx_t$1
nirio_chdr_adapter #( nirio_chdr_adapter #(
.PROTOVER (PROTOVER), //wire[15:0]:={8'b01,8'b0} .PROTOVER (PROTOVER), //wire[15:0]:={8'b01,8'b0}
.DATA_W (CHDR_W), //integer:=64 .DATA_W (CHDR_W), //integer:=64
@ -1033,24 +868,6 @@ module b310_core # (
wire [3:0][1:0] dram_ports_rresp; wire [3:0][1:0] dram_ports_rresp;
wire [3:0][0:0] dram_ports_ruser; wire [3:0][0:0] dram_ports_ruser;
//vhook_e rfnoc_image_core rfnoc_image_core_i
//vhook_a PORT_W CHDR_W
//vhook_a chdr_aclk bus_clk
//vhook_a ctrl_aclk clk_40mhz
//vhook_a core_arst bus_rst
//vhook_a ce_clk ce_clk
//vhook_a dram_clk ddr3_axi_clk_x2
//vhook_a {^s_pcie(.*)} m_chdr$1
//vhook_a {^m_pcie(.*)} s_chdr$1
//vhook_a {^m_ctrlport_radio0_(.*)} radio_ctrlport_$1
//vhook_a axi_rst ddr3_axi_rst
//vhook_a {^m_axi_((awuser)|(wuser)|(buser)|(ruser)|(aruser))} {}
//vhook_a {^m_axi(.*)} {s00_ddr_axi$1, s01_ddr_axi$1}
//vhook_a radio_rx_data_radio0 radio_rx_data
//vhook_a radio_rx_stb_radio0 {NUM_CH_PER_RADIO{radio_rx_data_valid}}
//vhook_a radio_tx_data_radio0 radio_tx_data
//vhook_a radio_tx_stb_radio0 {NUM_CH_PER_RADIO{radio_tx_ready}}
//vhook_a dna dev_dna
rfnoc_image_core #( rfnoc_image_core #(
.CHDR_W (CHDR_W), //wire[31:0]:=128 .CHDR_W (CHDR_W), //wire[31:0]:=128
.PORT_W (CHDR_W), //wire[31:0]:=128 .PORT_W (CHDR_W), //wire[31:0]:=128
@ -1498,14 +1315,6 @@ module b310_core # (
logic [3:0] time_ignore_bits = $clog2(RADIO_NIPC); logic [3:0] time_ignore_bits = $clog2(RADIO_NIPC);
//vhook_e ctrlport_if_timer radio_ctrlport_timer
//vhook_a EXEC_LATE_CMDS 1
//vhook_a clk radio_clk
//vhook_a rst radio_rst
//vhook_a time_now radio_time
//vhook_a time_now_stb radio_rx_data_valid
//vhook_a s_ctrlport radio_ctrlport_if.slave
//vhook_a m_ctrlport radio_ctrlport_timed.master
ctrlport_if_timer #( ctrlport_if_timer #(
.EXEC_LATE_CMDS(1) //bit:=1 .EXEC_LATE_CMDS(1) //bit:=1
) radio_ctrlport_timer ( ) radio_ctrlport_timer (
@ -1523,12 +1332,6 @@ module b310_core # (
ctrlport_if m_radio_ctrlport_array [NUM_RADIO_CTRLPORT_S] (.clk(radio_clk), .rst(radio_rst)); ctrlport_if m_radio_ctrlport_array [NUM_RADIO_CTRLPORT_S] (.clk(radio_clk), .rst(radio_rst));
//vhook_e ctrlport_if_decoder radio_ctrlport_if_decoder
//vhook_a NUM_SLAVES NUM_RADIO_CTRLPORT_S
//vhook_a PORT_BASE '{RADIO0_CONTROL_WINDOW, RADIO_SPI_WINDOW, JESD_CTRL_WINDOW}
//vhook_a PORT_SIZE '{RADIO0_CONTROL_WINDOW_SIZE, RADIO_SPI_WINDOW_SIZE, JESD_CTRL_WINDOW_SIZE}
//vhook_a s_ctrlport radio_ctrlport_timed.slave
//vhook_a m_ctrlport m_radio_ctrlport_array
ctrlport_if_decoder #( ctrlport_if_decoder #(
.NUM_SLAVES(NUM_RADIO_CTRLPORT_S), //int:=2 .NUM_SLAVES(NUM_RADIO_CTRLPORT_S), //int:=2
.PORT_BASE ('{RADIO0_CONTROL_WINDOW, RADIO_SPI_WINDOW, JESD_CTRL_WINDOW}), //int:='{'b0,'b0100000000} .PORT_BASE ('{RADIO0_CONTROL_WINDOW, RADIO_SPI_WINDOW, JESD_CTRL_WINDOW}), //int:='{'b0,'b0100000000}
@ -1556,13 +1359,6 @@ module b310_core # (
logic [FP_GPIO_WIDTH-1:0] radio_ch0_fp_gpio_dir; logic [FP_GPIO_WIDTH-1:0] radio_ch0_fp_gpio_dir;
logic [FP_GPIO_WIDTH-1:0] radio_ch1_fp_gpio_dir; logic [FP_GPIO_WIDTH-1:0] radio_ch1_fp_gpio_dir;
//vhook_e radio_control_regs radio_control_regs_i
//vhook_a BASE_ADDRESS 0
//vhook_a SIZE_ADDRESS RADIO0_CONTROL_WINDOW_SIZE
//vhook_a s_ctrlport m_radio_control_ctrlport
//vhook_a rx_running radio_rx_running_radio0
//vhook_a tx_running radio_tx_running_radio0
//vhook_a radio_fp_gpio_in fp_gpio_in
radio_control_regs #( radio_control_regs #(
.BASE_ADDRESS(0), //logic[19:0]:=0 .BASE_ADDRESS(0), //logic[19:0]:=0
.SIZE_ADDRESS(RADIO0_CONTROL_WINDOW_SIZE) //logic[19:0]:=0 .SIZE_ADDRESS(RADIO0_CONTROL_WINDOW_SIZE) //logic[19:0]:=0
@ -1594,22 +1390,6 @@ module b310_core # (
.tx_running (radio_tx_running_radio0) //input wire[1:0] .tx_running (radio_tx_running_radio0) //input wire[1:0]
); );
//vhook_e ctrlport_spi_adrv ctrlport_spi_adrv_i
//vhook_g BASE_ADDR 0
//vhook_g NUM_BYTES_W 8
//vhook_g HALF_PER 14
//vhook_g HALF_PER_EN 0
//vhook_g HALF_PER_W 8
//vhook_g CS_HOLD 1
//vhook_g CS_GUARD 2
//vhook_gh RX_FIFO_SIZE
//vhook_a clk radio_clk
//vhook_a rst radio_rst
//vhook_a {^s_ctrlport_(req|resp)_(.*)} m_radio_spi_ctrlport.$1.$2
//vhook_a mosi radio_spi_mosi
//vhook_a sclk radio_spi_sclk
//vhook_a cs_n radio_spi_sen_n
//vhook_a miso radio_spi_miso
ctrlport_spi_adrv #( ctrlport_spi_adrv #(
.BASE_ADDR (0), //int:=0 .BASE_ADDR (0), //int:=0
.NUM_BYTES_W(8), //int:=8 .NUM_BYTES_W(8), //int:=8
@ -1645,15 +1425,6 @@ module b310_core # (
// This signal should not change during operation, the synchronizer // This signal should not change during operation, the synchronizer
// is used to avoid timing issues. // is used to avoid timing issues.
//vhook_e synchronizer fp_gpio_src_sync
//vhook_a WIDTH FP_GPIO_SRC_WIDTH
//vhook_a STAGES 2
//vhook_a INITIAL_VAL '0
//vhook_a FALSE_PATH_TO_IN 1
//vhook_a clk radio_clk
//vhook_a rst radio_rst
//vhook_a in fp_gpio_src
//vhook_a out rclk_fp_gpio_src
synchronizer #( synchronizer #(
.WIDTH (FP_GPIO_SRC_WIDTH), //integer:=1 .WIDTH (FP_GPIO_SRC_WIDTH), //integer:=1
.STAGES (2), //integer:=2 .STAGES (2), //integer:=2

4
fpga/usrp3/top/b300/core/core_regs.sv
View File

@ -80,10 +80,6 @@ module core_regs #(
import ctrlport_pkg::*; import ctrlport_pkg::*;
`include "../regmap/core_regs_regmap_utils.vh" `include "../regmap/core_regs_regmap_utils.vh"
//vhook_sigstart
//vhook_sigend
//---------------------------------------------------------- //----------------------------------------------------------
// Handling of CtrlPort // Handling of CtrlPort
//---------------------------------------------------------- //----------------------------------------------------------

159
fpga/usrp3/top/b300/core/radio_control_regs.sv
View File

@ -57,9 +57,6 @@ module radio_control_regs #(
import ctrlport_pkg::*; import ctrlport_pkg::*;
`include "../regmap/radio_control_regmap_utils.vh" `include "../regmap/radio_control_regmap_utils.vh"
//vhook_sigstart
//vhook_sigend
// ATR readback signals // ATR readback signals
logic [7:0] ch0_led_atr_rb; logic [7:0] ch0_led_atr_rb;
logic [7:0] ch1_led_atr_rb; logic [7:0] ch1_led_atr_rb;
@ -77,9 +74,6 @@ module radio_control_regs #(
ctrlport_if m_radio_regs_ctrlport_array [NUM_REG_BLOCKS] (.clk(s_ctrlport.clk), .rst(s_ctrlport.rst)); ctrlport_if m_radio_regs_ctrlport_array [NUM_REG_BLOCKS] (.clk(s_ctrlport.clk), .rst(s_ctrlport.rst));
//vhook_e ctrlport_if_splitter
//vhook_a NUM_SLAVES NUM_REG_BLOCKS
//vhook_a m_ctrlport m_radio_regs_ctrlport_array
ctrlport_if_splitter #( ctrlport_if_splitter #(
.NUM_SLAVES(NUM_REG_BLOCKS) //int:=2 .NUM_SLAVES(NUM_REG_BLOCKS) //int:=2
) ctrlport_if_splitterx ( ) ctrlport_if_splitterx (
@ -255,11 +249,6 @@ module radio_control_regs #(
// Create a window for the ctrlport interface to the ATR registers. // Create a window for the ctrlport interface to the ATR registers.
//vhook_e ctrlport_if_window radio_atr_reg_window
//vhook_a BASE_ADDRESS BASE_ADDRESS+CH0_LED_ATR
//vhook_a WINDOW_SIZE 'h80
//vhook_a s_ctrlport m_radio_sb_ctrlport
//vhook_a m_ctrlport radio_atr_if
ctrlport_if_window #( ctrlport_if_window #(
.BASE_ADDRESS(BASE_ADDRESS+CH0_LED_ATR), //int:=0 .BASE_ADDRESS(BASE_ADDRESS+CH0_LED_ATR), //int:=0
.WINDOW_SIZE ('h80) //int:=32 .WINDOW_SIZE ('h80) //int:=32
@ -282,24 +271,6 @@ module radio_control_regs #(
// CH0 LED ATR // CH0 LED ATR
logic [7:0] ch0_led_atr_out; logic [7:0] ch0_led_atr_out;
//vhook_e gpio_atr ch0_led_atr_i
//vhook_a BASE BASE_ADDRESS+CH0_LED_ATR
//vhook_a WIDTH 8
//vhook_a FAB_CTRL_EN '0
//vhook_a DEFAULT_DDR '1
//vhook_a DEFAULT_IDLE '0
//vhook_a clk s_ctrlport.clk
//vhook_a reset s_ctrlport.rst
//vhook_a set_stb radio_sb_stb
//vhook_a set_addr radio_sb_addr
//vhook_a set_data radio_sb_data
//vhook_a rx rx_running[0]
//vhook_a tx tx_running[0]
//vhook_a gpio_in '0
//vhook_a gpio_out ch0_led_atr_out
//vhook_a gpio_ddr {/*unused, assumed output only*/}
//vhook_a gpio_out_fab '0
//vhook_a gpio_sw_rb ch0_led_atr_rb
gpio_atr #( gpio_atr #(
.BASE (BASE_ADDRESS+CH0_LED_ATR), //integer:=0 .BASE (BASE_ADDRESS+CH0_LED_ATR), //integer:=0
.WIDTH (8), //integer:=32 .WIDTH (8), //integer:=32
@ -328,24 +299,6 @@ module radio_control_regs #(
//CH1 LED ATR //CH1 LED ATR
logic [7:0] ch1_led_atr_out; logic [7:0] ch1_led_atr_out;
//vhook_e gpio_atr ch1_led_atr_i
//vhook_a BASE BASE_ADDRESS+CH1_LED_ATR
//vhook_a WIDTH 8
//vhook_a FAB_CTRL_EN '0
//vhook_a DEFAULT_DDR '1
//vhook_a DEFAULT_IDLE '0
//vhook_a clk s_ctrlport.clk
//vhook_a reset s_ctrlport.rst
//vhook_a set_stb radio_sb_stb
//vhook_a set_addr radio_sb_addr
//vhook_a set_data radio_sb_data
//vhook_a rx rx_running[1]
//vhook_a tx tx_running[1]
//vhook_a gpio_in '0
//vhook_a gpio_out ch1_led_atr_out
//vhook_a gpio_ddr {/*unused, assumed output only*/}
//vhook_a gpio_out_fab '0
//vhook_a gpio_sw_rb ch1_led_atr_rb
gpio_atr #( gpio_atr #(
.BASE (BASE_ADDRESS+CH1_LED_ATR), //integer:=0 .BASE (BASE_ADDRESS+CH1_LED_ATR), //integer:=0
.WIDTH (8), //integer:=32 .WIDTH (8), //integer:=32
@ -372,25 +325,6 @@ module radio_control_regs #(
assign radio_led_rx_green[1] = ch1_led_atr_out[LED_RX_GREEN]; assign radio_led_rx_green[1] = ch1_led_atr_out[LED_RX_GREEN];
// CH0 FP GPIO ATR // CH0 FP GPIO ATR
//vhook_e gpio_atr ch0_fp_gpio_atr_i
//vhook_a BASE BASE_ADDRESS+CH0_FP_GPIO_ATR
//vhook_a WIDTH 10
//vhook_a FAB_CTRL_EN '0
//vhook_a DEFAULT_DDR '1
//vhook_a DEFAULT_IDLE '0
//vhook_a clk s_ctrlport.clk
//vhook_a reset s_ctrlport.rst
//vhook_a set_stb radio_sb_stb
//vhook_a set_addr radio_sb_addr
//vhook_a set_data radio_sb_data
//vhook_a rx rx_running[0]
//vhook_a tx tx_running[0]
//vhook_a gpio_in radio_fp_gpio_in
//vhook_a gpio_out radio_ch0_fp_gpio_out
//vhook_a gpio_ddr radio_ch0_fp_gpio_dir
//vhook_a gpio_out_fab '0
//vhook_a gpio_sw_rb ch0_fp_gpio_atr_rb
gpio_atr #( gpio_atr #(
.BASE (BASE_ADDRESS+CH0_FP_GPIO_ATR), //integer:=0 .BASE (BASE_ADDRESS+CH0_FP_GPIO_ATR), //integer:=0
.WIDTH (10), //integer:=32 .WIDTH (10), //integer:=32
@ -413,25 +347,6 @@ module radio_control_regs #(
); );
// CH1 FP GPIO ATR // CH1 FP GPIO ATR
//vhook_e gpio_atr ch1_fp_gpio_atr_i
//vhook_a BASE BASE_ADDRESS+CH1_FP_GPIO_ATR
//vhook_a WIDTH 10
//vhook_a FAB_CTRL_EN '0
//vhook_a DEFAULT_DDR '1
//vhook_a DEFAULT_IDLE '0
//vhook_a clk s_ctrlport.clk
//vhook_a reset s_ctrlport.rst
//vhook_a set_stb radio_sb_stb
//vhook_a set_addr radio_sb_addr
//vhook_a set_data radio_sb_data
//vhook_a rx rx_running[1]
//vhook_a tx tx_running[1]
//vhook_a gpio_in radio_fp_gpio_in
//vhook_a gpio_out radio_ch1_fp_gpio_out
//vhook_a gpio_ddr radio_ch1_fp_gpio_dir
//vhook_a gpio_out_fab '0
//vhook_a gpio_sw_rb ch1_fp_gpio_atr_rb
gpio_atr #( gpio_atr #(
.BASE (BASE_ADDRESS+CH1_FP_GPIO_ATR), //integer:=0 .BASE (BASE_ADDRESS+CH1_FP_GPIO_ATR), //integer:=0
.WIDTH (10), //integer:=32 .WIDTH (10), //integer:=32
@ -456,24 +371,6 @@ module radio_control_regs #(
//CH0 ADRV GPIO ATR //CH0 ADRV GPIO ATR
logic [7:0] ch0_adrv_gpio_atr_ddr; logic [7:0] ch0_adrv_gpio_atr_ddr;
//vhook_e gpio_atr ch0_adrv_gpio_atr_i
//vhook_a BASE BASE_ADDRESS+CH0_ADRV_GPIO_ATR
//vhook_a WIDTH 8
//vhook_a FAB_CTRL_EN '0
//vhook_a DEFAULT_DDR '1
//vhook_a DEFAULT_IDLE '0
//vhook_a clk s_ctrlport.clk
//vhook_a reset s_ctrlport.rst
//vhook_a set_stb radio_sb_stb
//vhook_a set_addr radio_sb_addr
//vhook_a set_data radio_sb_data
//vhook_a rx rx_running[0]
//vhook_a tx tx_running[0]
//vhook_a gpio_in {radio_ch0_adrv_gpio_in[3:0], ch0_adrv_gpio_atr_rb[3:0]}
//vhook_a gpio_out {radio_ch0_adrv_gpio_out[3:0], radio_ch0_adrv_trx_out[3:0]}
//vhook_a gpio_ddr ch0_adrv_gpio_atr_ddr
//vhook_a gpio_out_fab '0
//vhook_a gpio_sw_rb ch0_adrv_gpio_atr_rb
gpio_atr #( gpio_atr #(
.BASE (BASE_ADDRESS+CH0_ADRV_GPIO_ATR), //integer:=0 .BASE (BASE_ADDRESS+CH0_ADRV_GPIO_ATR), //integer:=0
.WIDTH (8), //integer:=32 .WIDTH (8), //integer:=32
@ -501,24 +398,6 @@ module radio_control_regs #(
//CH1 ADRV GPIO ATR //CH1 ADRV GPIO ATR
logic [7:0] ch1_adrv_gpio_atr_ddr; logic [7:0] ch1_adrv_gpio_atr_ddr;
//vhook_e gpio_atr ch1_adrv_gpio_atr_i
//vhook_a BASE BASE_ADDRESS+CH1_ADRV_GPIO_ATR
//vhook_a WIDTH 8
//vhook_a FAB_CTRL_EN '0
//vhook_a DEFAULT_DDR '1
//vhook_a DEFAULT_IDLE '0
//vhook_a clk s_ctrlport.clk
//vhook_a reset s_ctrlport.rst
//vhook_a set_stb radio_sb_stb
//vhook_a set_addr radio_sb_addr
//vhook_a set_data radio_sb_data
//vhook_a rx rx_running[1]
//vhook_a tx tx_running[1]
//vhook_a gpio_in {radio_ch1_adrv_gpio_in[3:0], ch1_adrv_gpio_atr_rb[3:0]}
//vhook_a gpio_out {radio_ch1_adrv_gpio_out[3:0], radio_ch1_adrv_trx_out[3:0]}
//vhook_a gpio_ddr ch1_adrv_gpio_atr_ddr
//vhook_a gpio_out_fab '0
//vhook_a gpio_sw_rb ch1_adrv_gpio_atr_rb
gpio_atr #( gpio_atr #(
.BASE (BASE_ADDRESS+CH1_ADRV_GPIO_ATR), //integer:=0 .BASE (BASE_ADDRESS+CH1_ADRV_GPIO_ATR), //integer:=0
.WIDTH (8), //integer:=32 .WIDTH (8), //integer:=32
@ -544,25 +423,6 @@ module radio_control_regs #(
//CH0 Path Control ATR //CH0 Path Control ATR
//vhook_e gpio_atr ch0_path_ctrl_i
//vhook_a BASE BASE_ADDRESS+CH0_PATH_CTRL_ATR
//vhook_a WIDTH 2
//vhook_a FAB_CTRL_EN '0
//vhook_a DEFAULT_DDR '1
//vhook_a DEFAULT_IDLE '0
//vhook_a clk s_ctrlport.clk
//vhook_a reset s_ctrlport.rst
//vhook_a set_stb radio_sb_stb
//vhook_a set_addr radio_sb_addr
//vhook_a set_data radio_sb_data
//vhook_a rx rx_running[0]
//vhook_a tx tx_running[0]
//vhook_a gpio_in '0
//vhook_a gpio_out {radio_rx_bypass[0], radio_enable_tdr[0]}
//vhook_a gpio_ddr {/*unused, assumed output only*/}
//vhook_a gpio_out_fab '0
//vhook_a gpio_sw_rb ch0_path_ctrl_rb
gpio_atr #( gpio_atr #(
.BASE (BASE_ADDRESS+CH0_PATH_CTRL_ATR), //integer:=0 .BASE (BASE_ADDRESS+CH0_PATH_CTRL_ATR), //integer:=0
.WIDTH (2), //integer:=32 .WIDTH (2), //integer:=32
@ -585,25 +445,6 @@ module radio_control_regs #(
); );
//CH1 Path Control ATR //CH1 Path Control ATR
//vhook_e gpio_atr ch1_path_ctrl_i
//vhook_a BASE BASE_ADDRESS+CH1_PATH_CTRL_ATR
//vhook_a WIDTH 2
//vhook_a FAB_CTRL_EN '0
//vhook_a DEFAULT_DDR '1
//vhook_a DEFAULT_IDLE '0
//vhook_a clk s_ctrlport.clk
//vhook_a reset s_ctrlport.rst
//vhook_a set_stb radio_sb_stb
//vhook_a set_addr radio_sb_addr
//vhook_a set_data radio_sb_data
//vhook_a rx rx_running[1]
//vhook_a tx tx_running[1]
//vhook_a gpio_in '0
//vhook_a gpio_out {radio_rx_bypass[1], radio_enable_tdr[1]}
//vhook_a gpio_ddr {/*unused, assumed output only*/}
//vhook_a gpio_out_fab '0
//vhook_a gpio_sw_rb ch1_path_ctrl_rb
gpio_atr #( gpio_atr #(
.BASE (BASE_ADDRESS+CH1_PATH_CTRL_ATR), //integer:=0 .BASE (BASE_ADDRESS+CH1_PATH_CTRL_ATR), //integer:=0
.WIDTH (2), //integer:=32 .WIDTH (2), //integer:=32