hero123457/uhd
1
0
Fork 0
mirror of https://github.com/EttusResearch/uhd.git synced 2026-10-25 17:36:10 +00:00
Code Issues Projects Releases Wiki Activity
23 Commits 30 Branches 162 Tags 270 MiB
C 25.1%
Verilog 19.6%
C++ 19%
Python 9.2%
HTML 8.5%
Other 18.2%
5a17f48e73
Go to file
jcorgan 5a17f48e73 Adds capability to independently delay the Auto T/R switching signal by a configurable number of clock ticks, to allow users to precisely align their T/R output with the pipeline delays in the transmitter. 
There are two new registers:

FR_ATR_TX_DELAY (7'd2)
FR_ATR_RX_DELAY (7'd3)

...and the corresponding db_base.py methods to set them:

db_base.set_atr_tx_delay(clock_ticks)
db_base.set_atr_rx_delay(clock_ticks)

These methods are inherited by all the daughterboard objects so you can
call them from your scripts as:

subdev.set_atr_tx_delay(...)

...where 'subdev' represents the daughtercard object you're working with.

The FPGA synthesis for the 2 RXHB, 2 TX case expands from 95% to 96%,
with no additional synthesis messages or impact on timing.



git-svn-id: http://gnuradio.org/svn/gnuradio/trunk@5022 221aa14e-8319-0410-a670-987f0aec2ac5
2007-04-16 21:30:13 +00:00
megacells Houston, we have a trunk. 2006-08-03 04:51:51 +00:00
models Updated FSF address in all files. Fixes ticket:51 2006-09-13 21:30:04 +00:00
rbf Adds capability to independently delay the Auto T/R switching signal by a configurable number of clock ticks, to allow users to precisely align their T/R output with the pipeline delays in the transmitter. 2007-04-16 21:30:13 +00:00
sdr_lib Adds capability to independently delay the Auto T/R switching signal by a configurable number of clock ticks, to allow users to precisely align their T/R output with the pipeline delays in the transmitter. 2007-04-16 21:30:13 +00:00
tb Updated FSF address in all files. Fixes ticket:51 2006-09-13 21:30:04 +00:00
toplevel Adds capability to independently delay the Auto T/R switching signal by a configurable number of clock ticks, to allow users to precisely align their T/R output with the pipeline delays in the transmitter. 2007-04-16 21:30:13 +00:00
gen_makefile_extra.py Updated FSF address in all files. Fixes ticket:51 2006-09-13 21:30:04 +00:00
Makefile.am Updated FSF address in all files. Fixes ticket:51 2006-09-13 21:30:04 +00:00
Makefile.extra Refactored FPGA *.vh files. Moved common pieces to toplevel/include. 2007-03-05 05:00:02 +00:00
TODO Houston, we have a trunk. 2006-08-03 04:51:51 +00:00