hero123457/uhd
1
0
Fork 0
mirror of https://github.com/EttusResearch/uhd.git synced 2026-10-25 17:36:10 +00:00
Code Issues Projects Releases Wiki Activity
12,313 Commits 30 Branches 162 Tags 270 MiB
d1be63490e
Commit Graph

2 Commits

Author SHA1 Message Date
Javier Valenzuela
dd708a46f4 fpga: lib: add ctrlport endpoints for I2C, UART and high-throughput SPI 
Co-authored-by: Wade Fife <wade.fife@ettus.com>
Co-authored-by: Tony Liecthy <tony.liechty@ni.com>
 2026-08-04 10:40:31 +02:00
Wade Fife
fa0f4b2833 fpga: lib: Add AXI-Stream splitter (axis_split) 
The axis_split module takes a single AXI-Stream input and duplicates it
onto multiple AXI-Stream outputs. This block correctly handles the
somewhat tricky flow-control logic so that the AXI-Stream handshake
protocol is honored at all top-level ports.
 2020-04-14 16:37:43 -05:00