mirror of
https://github.com/EttusResearch/uhd.git
synced 2026-10-25 17:36:10 +00:00
E110: revert Makefile for E110, the UCF was accidentally removed
This commit is contained in:
parent
81447a405e
commit
df2c9b3af8
@ -50,6 +50,7 @@ simulator "ISE Simulator (VHDL/Verilog)" \
|
||||
TOP_SRCS = \
|
||||
../B100/u1plus_core.v \
|
||||
E1x0.v \
|
||||
E1x0.ucf \
|
||||
timing.ucf
|
||||
|
||||
SOURCES = $(abspath $(TOP_SRCS)) $(FIFO_SRCS) \
|
||||
|
||||
Loading…
Reference in New Issue
Block a user