mirror of
https://github.com/EttusResearch/uhd.git
synced 2026-10-25 17:36:10 +00:00
fpga: ci: Replace modelsim with questasim
This commit is contained in:
parent
0df07dcde8
commit
81c53bed91
@ -708,7 +708,7 @@ stages:
|
||||
jobs:
|
||||
- template: ../fpga/templates/job-run-testbenches.yml
|
||||
parameters:
|
||||
simulator: modelsim
|
||||
simulator: qsim
|
||||
- template: ../fpga/templates/job-run-testbenches.yml
|
||||
parameters:
|
||||
simulator: xsim
|
||||
|
||||
Loading…
Reference in New Issue
Block a user