mirror of
https://github.com/EttusResearch/uhd.git
synced 2026-10-25 17:36:10 +00:00
fpga: tools: Change -onfinish to final
This changes the -onfinish setting from "stop" to "final" for Questa and ModelSim. The "final" setting is required so that SystemVerilog final blocks run. This also has the same effect as "stop" in that it won't ask you in the GUI if you want to exit the simulator when $finish() is called.
This commit is contained in:
parent
4cc3a19f56
commit
7ab4e9a4e2
@ -45,10 +45,10 @@ function print_color {
|
||||
|
||||
SCRIPT_DIR=$(dirname "$(realpath "$0")")
|
||||
|
||||
# Setting -onfinish to "stop" prevents the simulator from immediately trying to
|
||||
# exit when finish() is called. This is annoying in the GUI and important for
|
||||
# error detection in batch mode.
|
||||
MSIM_DEFAULT="-quiet -L unisims_ver -onfinish stop"
|
||||
# Setting -onfinish to "final" ensures final blocks run and prevents the
|
||||
# simulator from trying to exit immediately when $finish() is called, which is
|
||||
# not desirable in the GUI.
|
||||
MSIM_DEFAULT="-quiet -L unisims_ver -onfinish final"
|
||||
|
||||
# Use specified modelsim.ini, if set
|
||||
if [[ -z $MSIM_MODELSIM_INI ]]; then
|
||||
|
||||
Loading…
Reference in New Issue
Block a user