hero123457/uhd
1
0
Fork 0
mirror of https://github.com/EttusResearch/uhd.git synced 2026-10-25 17:36:10 +00:00
Code Issues Projects Releases Wiki Activity

fpga: lib: Fix double driver in clocking_watchdog_tb

Browse Source
This commit is contained in:
Wade Fife 2026-08-10 16:19:01 -05:00
parent e90b0b4643
commit 4a9b264b86
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
fpga/usrp3/lib/sim/control/clocking_watchdog/clocking_watchdog_tb.sv
View File

@ -33,7 +33,7 @@ module clocking_watchdog_tb;
`include "test_exec.svh"
import PkgTestExec::*;
timeunit 1ns/1ps;
timeunit 1ns/1ps;
// Monitor clock frequency used to evaluate the 1 ms measurement window.
localparam int MONITOR_CLK_FREQ = 100_000_000;
// Maximum allowed watched_clk rate; matches the DUT parameter.
@ -50,11 +50,11 @@ module clocking_watchdog_tb;
localparam real MONITOR_CLK_PER_NS = 1.0e9 / MONITOR_CLK_FREQ;
logic monitor_clk = 1'b0;
logic monitor_clk;
logic monitor_rst;
logic rst = 1'b1;
logic clock_locked = 1'b0;
logic watched_clk = 1'b0;
logic watched_clk;
logic watched_rst;
logic clock_fault;