mirror of
https://github.com/EttusResearch/uhd.git
synced 2026-10-25 17:36:10 +00:00
Definitions of MASK_GPIO_SHDN_SW and GPIO_AUX_PWR_ON Errors
MASK_GPIO_SHDN_SW ( GPIO[52] ) should be shifted by "GPIO_SHDN_SW" but "GPIO_FX3_SCLK ". Otherwise GPIOs of FX3 will initial GPIO_FX3_SCLK ( GPIO[53] ) as GPIO and SPI respectively. It will make GPIO[53] conflict between SPI and GPIO, and SHDN_SW will not work properly as a power switch.
This commit is contained in:
parent
6e247c002c
commit
47f12a1e9c
@ -32,8 +32,8 @@
|
||||
* that GPIOs < 32 are configured without the use of masks. */
|
||||
#define MASK_GPIO_PROGRAM_B (uint32_t)(1 << (GPIO_PROGRAM_B - 32))
|
||||
#define MASK_GPIO_INIT_B (uint32_t)(1 << (GPIO_INIT_B - 32))
|
||||
#define MASK_GPIO_AUX_PWR_ON (uint32_t)(1 << (GPIO_FX3_SCLK - 32))
|
||||
#define MASK_GPIO_SHDN_SW (uint32_t)(1 << (GPIO_FX3_SCLK - 32))
|
||||
#define MASK_GPIO_AUX_PWR_ON (uint32_t)(1 << (GPIO_AUX_PWR_ON - 32))
|
||||
#define MASK_GPIO_SHDN_SW (uint32_t)(1 << (GPIO_SHDN_SW - 32))
|
||||
#define MASK_GPIO_FX3_SCLK (uint32_t)(1 << (GPIO_FX3_SCLK - 32))
|
||||
#define MASK_GPIO_FX3_CE (uint32_t)(1 << (GPIO_FX3_CE - 32))
|
||||
#define MASK_GPIO_FX3_MISO (uint32_t)(1 << (GPIO_FX3_MISO - 32))
|
||||
|
||||
Loading…
Reference in New Issue
Block a user