mirror of
https://github.com/EttusResearch/uhd.git
synced 2026-10-25 17:36:10 +00:00
fpga: tools: Add support for Questa Visualizer
This commit is contained in:
parent
f1fccacb48
commit
1ad2860413
@ -73,7 +73,7 @@ SETUP_AND_LAUNCH_VLINT = \
|
||||
$(TOOLS_DIR)/scripts/launch_vlint.sh
|
||||
|
||||
# -------------------------------------------------------------------
|
||||
# Usage: SETUP_AND_LAUNCH_VLINT
|
||||
# Usage: SETUP_AND_LAUNCH_MODELSIM
|
||||
# Args: N/A
|
||||
# -------------------------------------------------------------------
|
||||
|
||||
@ -85,6 +85,24 @@ SETUP_AND_LAUNCH_MODELSIM = \
|
||||
export MSIM_LIBS="$(MODELSIM_LIBS)"; \
|
||||
export MSIM_MODE=$(VIVADO_MODE); \
|
||||
export MSIM_MODELSIM_INI="$(MODELSIM_INI)"; \
|
||||
export MSIM_VARIANT=legacy; \
|
||||
$(TOOLS_DIR)/scripts/launch_modelsim.sh
|
||||
|
||||
# -------------------------------------------------------------------
|
||||
# Usage: SETUP_AND_LAUNCH_QUESTASIM
|
||||
# Args: N/A
|
||||
# -------------------------------------------------------------------
|
||||
|
||||
SETUP_AND_LAUNCH_QUESTASIM = \
|
||||
@ \
|
||||
export MSIM_GUI=visualizer; \
|
||||
export MSIM_PROJ_DIR=$(MODELSIM_PROJ_DIR); \
|
||||
export MSIM_SIM_TOP="$(SIM_TOP)"; \
|
||||
export MSIM_ARGS="$(MODELSIM_ARGS)"; \
|
||||
export MSIM_LIBS="$(MODELSIM_LIBS)"; \
|
||||
export MSIM_MODE=$(VIVADO_MODE); \
|
||||
export MSIM_MODELSIM_INI="$(MODELSIM_INI)"; \
|
||||
export MSIM_VARIANT=questa; \
|
||||
$(TOOLS_DIR)/scripts/launch_modelsim.sh
|
||||
|
||||
.SECONDEXPANSION:
|
||||
@ -114,6 +132,10 @@ vsim: .check_tool $(COMPLIBDIR) $(DESIGN_SRCS) $(SIM_SRCS) $(INC_SRCS)
|
||||
modelsim: .check_tool vlint
|
||||
$(call SETUP_AND_LAUNCH_MODELSIM)
|
||||
|
||||
##qsim: Run the simulation using Questa (natively)
|
||||
qsim: .check_tool vlint
|
||||
$(call SETUP_AND_LAUNCH_QUESTASIM)
|
||||
|
||||
# NOTE: VHDL files require a correct compile order. This script compiles files
|
||||
# in the order they are defined in $(DESIGN_SRC), then $SIM_SRC)
|
||||
|
||||
|
||||
@ -45,12 +45,10 @@ function print_color {
|
||||
|
||||
SCRIPT_DIR=$(dirname "$(realpath "$0")")
|
||||
|
||||
# Using -voptargs=+acc makes everything visible in the simulator for GUI mode
|
||||
# and avoids some cases where simulation mismatch could otherwise occur.
|
||||
# Setting -onfinish to "stop" prevents the simulator from immediately trying to
|
||||
# exit when finish() is called. This is annoying in the GUI and important for
|
||||
# error detection in batch mode.
|
||||
MSIM_DEFAULT="-voptargs=+acc -quiet -L unisims_ver -onfinish stop"
|
||||
MSIM_DEFAULT="-quiet -L unisims_ver -onfinish stop"
|
||||
|
||||
# Use specified modelsim.ini, if set
|
||||
if [[ -z $MSIM_MODELSIM_INI ]]; then
|
||||
@ -69,15 +67,30 @@ do
|
||||
done
|
||||
|
||||
if [ $MSIM_MODE == "gui" ]; then
|
||||
echo "* Launching ModelSim"
|
||||
vsim $MSIM_DEFAULT $MODELSIMINI_ARG $MSIM_ARGS $MSIM_LIB_ARGS $MSIM_SIM_TOP 2>&1 | while IFS= read -r line; do
|
||||
if [ $MSIM_VARIANT == "questa" ]; then
|
||||
echo "* Launching Visualizer GUI"
|
||||
MSIM_DEFAULT+=" -voptargs=\"-debug,events,livesim +designfile\" -visualizer -qwavedb=+signal+memory+vhdlvariable+class"
|
||||
else
|
||||
echo "* Launching ModelSim GUI"
|
||||
MSIM_DEFAULT+=" -voptargs=+acc"
|
||||
fi
|
||||
# Use stdbuf to line buffer the pipe and avoid long block buffering delays
|
||||
stdbuf -oL -eL vsim $MSIM_DEFAULT $MODELSIMINI_ARG $MSIM_ARGS $MSIM_LIB_ARGS $MSIM_SIM_TOP 2>&1 | while IFS= read -r line; do
|
||||
print_color $line
|
||||
done
|
||||
exit_status=${PIPESTATUS[0]}
|
||||
if [ ${exit_status} -ne 0 ]; then exit ${exit_status}; fi
|
||||
elif [ $MSIM_MODE == "batch" ]; then
|
||||
echo "* Launching ModelSim"
|
||||
vsim -batch -do $SCRIPT_DIR/modelsim.do $MODELSIMINI_ARG $MSIM_DEFAULT $MSIM_ARGS $MSIM_LIB_ARGS $MSIM_SIM_TOP 2>&1 | while IFS= read -r line; do
|
||||
if [ $MSIM_VARIANT == "questa" ]; then
|
||||
echo "* Launching Questa batch mode"
|
||||
else
|
||||
echo "* Launching ModelSim batch mode"
|
||||
# Using +acc for GUI and batch sim ensures we get the same behavior in
|
||||
# both, with the downside that simulation might be slower.
|
||||
MSIM_DEFAULT+=" -voptargs=+acc"
|
||||
fi
|
||||
# Use stdbuf to line buffer the pipe and avoid long block buffering delays
|
||||
stdbuf -oL -eL vsim -batch -do $SCRIPT_DIR/modelsim.do $MODELSIMINI_ARG $MSIM_DEFAULT $MSIM_ARGS $MSIM_LIB_ARGS $MSIM_SIM_TOP 2>&1 | while IFS= read -r line; do
|
||||
print_color $line
|
||||
done
|
||||
exit_status=${PIPESTATUS[0]}
|
||||
|
||||
Loading…
Reference in New Issue
Block a user