hero123457/uhd
1
0
Fork 0
mirror of https://github.com/EttusResearch/uhd.git synced 2026-10-25 17:36:10 +00:00
Code Issues Projects Releases Wiki Activity

rfnoc: Add new FPGA parameters to fft.yml

Browse Source 
Adds support to the FFT block for configuring the following at
compile time:

NIPC - Number of items/samples per clock cycle
EN_CP_INSERTION - Enable/disable cyclic prefix insertion support
EN_CP_REMOVAL - Enable/disable cyclic prefix removal support
This commit is contained in:
Wade Fife 2024-10-25 17:25:29 -05:00
parent 0edc35c372
commit 17a9580e8c
1 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
host/include/uhd/rfnoc/blocks/fft.yml
View File

@ -10,16 +10,19 @@ noc_id: 0xFF700002
makefile_srcs: "${fpga_lib_dir}/blocks/rfnoc_block_fft/Makefile.srcs"
parameters:
NIPC: 1
NUM_PORTS: 1
NUM_CORES: 1
MAX_FFT_SIZE_LOG2: 12
MAX_FFT_SIZE_LOG2: 10
EN_CP_REMOVAL: 1
EN_CP_INSERTION: 1
MAX_CP_LIST_LEN_INS_LOG2: 5
MAX_CP_LIST_LEN_REM_LOG2: 5
CP_INSERTION_REPEAT: 1
CP_REMOVAL_REPEAT: 1
EN_FFT_BYPASS: 0
EN_FFT_ORDER: 1
EN_MAGNITUDE: 1
EN_MAGNITUDE: 0
EN_MAGNITUDE_SQ: 1
USE_APPROX_MAG: 1
@ -59,7 +62,7 @@ data:
item_width: 32
nipc: 1
info_fifo_depth: 32
payload_fifo_depth: 2**MTU
payload_fifo_depth: 32
sideband_at_end: True
format: sc16
mdata_sig: ~